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Abstract  The current imbalance among the two input 
capacitors is one of the important issues of the half-bridge three-
level (HBTL) DC/DC converter, which would affect system 
performance and reliability. In this paper, a zero-voltage 
switching (ZVS) pulse-wide modulation (PWM) strategy 
including two operation modes is proposed. Based on the 
proposed ZVS PWM strategy, a capacitor current-balancing 
control is proposed for the HBTL DC/DC converter, where the 
currents on the two input capacitors can be kept balanced by 
alternating the two operation modes of the proposed ZVS PWM 
strategy. Therefore, the proposed control strategy can improve 
the performance and reliability of the converter in the aspect of 
balancing the thermal stresses and lifetimes among the two input 
capacitors. Finally, simulation and experimental studies are 
conducted and results verify the proposed control strategy. 
 
Index Terms Capacitor current-balancing control, DC/DC 
converter, three-level (TL). 
 
I. INTRODUCTION 
ue to the merits of the DC transmission such as no 
reactive power, no frequency stability, high conversion 
efficiency, and easy system control [1-3], DC distribution 
systems and DC micro-grids have been proposed as the 
promising solution for future smart-grid systems. Furthermore, 
DC data centers and residential systems have been 
increasingly developed recently [4], [5]. In DC transmission 
systems and DC grids, DC/DC converters play an important 
role in delivering the power and changing voltage levels [6-8]. 
Generally, in order to reduce the power losses and increase 
the power capability, a reasonable high DC voltage is 
preferred for the DC distribution systems and DC micro-grids. 
So far, a number of studies about the DC/DC converters with 
high input voltage for the DC distribution systems have been 
reported in literature. The three-level (TL) DC/DC converter is 
acknowledged as one of the promising solutions for the DC 
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distribution system development because the power switches 
in the TL converter only need to withstand half of the input 
voltage [9-12]. The TL circuit structure was firstly applied 
into the DC/DC converter in [13], [14]. Based on the 
conventional TL DC/DC converter, many other studies about 
TL DC/DC converters have been presented in [15-29]. 
Reference [24] proposed a novel four-switch HBTL DC/DC 
converter with zero-voltage switching (ZVS) control strategy, 
which only added one DC-blocking capacitor but removed 
two clamped diodes in comparison with the conventional TL 
DC/DC converter. Due to the low cost and compact circuit 
structure, the four-switch HBTL DC/DC converter has 
become attractive for industrial applications [25-28]. 
Reference [25] presented new solutions to achieve the wide 
range soft-switching based on the four-switch HBTL 
converter, in which four kinds of new pulse-wide modulation 
PWM TL DC/DC converters were proposed for the industrial 
application. In [26], a new PWM TL combined DC/DC 
converter was proposed to achieve wide range soft-switching. 
A secondary-side phase-shift controlled ZVS DC/DC 
converter with wide voltage gain and a three-phase DC/DC 
converter with low voltage stress on the power switches were 
proposed in [27] and [28] for the high voltage applications. In 
addition, reference [29] presented a new control strategy to 
balance the voltages on the two input capacitors for the four-
switch HBTL DC/DC converter. 
The above literatures mainly focus on the topics about 
efficiency or enhancing the conve
the input capacitor voltages. Unfortunately, there is few 
studies about the currents flowing through the input capacitors 
of the four-switch HBTL DC/DC converter, which would 
make significant influences on the reliability of the converter 
[30], [31]. In [24], it is analyzed that the currents among the 
two input capacitors in the four-switch HBTL converter are 
balanced based on the assumption that the input power supply 
is regarded as an ideal voltage source, which means that the 
input current can change abruptly along with the switching 
actions. However, in the real applications, these abrupt 
changes of the input current in the switching period are 
impractical because of the effect from the output inductance of 
the input power supply and the inductance of the input line on 
the input current, which would result in the current imbalance 
-
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among the two input capacitors in the four-switch HBTL 
DC/DC converter. Furthermore, this current imbalance would 
become larger along with the output power increasing and 
input voltage increasing, and make influence on the 
 reliability in aspects of the thermal stress 
imbalance and lifetime imbalance among the two input 
capacitors. 
In this paper, a ZVS PWM strategy and a capacitor current-
balancing control are proposed for the four-switch HBTL 
DC/DC converter. The proposed ZVS PWM strategy is 
composed of two operation modes. Based on the proposed 
ZVS PWM strategy, a capacitor current-balancing control is 
proposed by alternating the two operation modes of the 
proposed PWM strategy, which can effectively eliminate the 
current imbalance among the two input capacitors. In addition, 
the switching losses caused by the hard switching at the light 
load situation can be distributed evenly among the four power 
switches by using the proposed control strategy. Therefore, the 
proposed control can balance the thermal stresses, lifetimes 
among the two input capacitors and balance the thermal 
stresses among the four power switches at the light load 
situation, which thus can improve 
and reliability. The currents on the two input capacitors of the 
four-switch HBTL DC/DC converter are analyzed in detail 
when considering the effect from the output inductance of the 
input power supply and inductance of the input line on the 
input current. 
This paper is organized as follows. Section II analyzes the 
current imbalance issue in the four-bridge HBTL DC/DC 
converter under the conventional control strategy. Section III 
proposes the ZVS PWM strategy including the two operation 
modes and analyzes the performances of the four-switch 
HBTL DC/DC converter under the proposed ZVS PWM 
strategy. Section IV proposes the capacitor current-balancing 
control and analyzes the performances of the four-switch 
HBTL DC/DC converter under the proposed capacitor current-
balancing control. Section V presents the simulation and 
experimental results to verify the proposed control strategy. 
Finally, the main contributions are summarized in Section VI. 
II. CAPACITOR CURRENT IMBALANCE UNDER CONVENTIONAL 
CONTROL STRATEGY 
A. Converter Structure and Conventional Control Strategy 
Fig. 1(a) shows the structure of the four-switch HBTL 
DC/DC converter. In the primary side, two input capacitors C1 
and C2 are used to split the input voltage Vin into two voltages 
V1 and V2; S1 - S4 and D1 - D4 are power switches and diodes; 
Tr is the high frequency transformer (HFT); Lr is the leakage 
inductance of Tr; Cs1 - Cs4 are the parasitic capacitors of S1 - 
S4; Cb is the DC-blocking capacitor. In the secondary side, 
there are four rectifier diodes Dr1 - Dr4, one output filter 
inductor Lo, and one output filter capacitor Co. In Fig. 1(a), iin 
is the input current; ic1 and ic2 are the currents flowing through 
C1 and C2, respectively; Vpri and ip are the primary voltage and 
current of the transformer Tr; iLo is the current through Lo; Vcb 
is the voltage on the DC-blocking capacitor Cb; io and Vo are 
the output current and output voltage; Vab is the voltage 
between point a and b; n is the turns ratio of the transformer 
Tr. 
Fig. 1(b) shows the conventional control strategy [24] and 
main waveforms of the four-switch HBTL DC/DC converter. 
In Fig. 1(b), drv1 - drv4 are four driving signals of the power 
switches S1 - S4, where (S1, S2) and (S3, S4) are complementary 
switch pairs. d1 and d2 are duty ratios in one switching period 
Ts, where d2 is bigger than d1 in the normal operations. 
 
(a) 
 
(b) 
Fig. 1.  (a) Structure of four-switch HBTL DC/DC converter. (b) 
Conventional control strategy with main waveforms. 
B. Capacitor Current Imbalance Analysis 
Before discussing about the currents on the two input 
capacitors of the four-switch HBTL DC/DC converter, several 
assumptions are made as below to simplify the analysis. 
1) The inductance of the output filter inductor Lo is large 
enough to be considered as a current source; 
2) The power switches S1 - S4 are ideal, which means that 
the effects of the parasitic capacitors are neglected; 
3) The input current iin is considered as a constant in the 
switching period due to the effect from the output 
inductance of the input power supply and inductance of 
the input line on the input current. 
According to Fig. 1(b), ic1 and ic2 in one switching period Ts 
can be expressed as 
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According to Fig. 1(b), the primary current ip in one 
switching period Ts can be described as 
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Substituting (3) into (1) and (2), ic1 and ic2 in one switching 
period can be rewritten as 
0 2
2 2 6
1
6 7
7 13
( )
2
 
in
in o
in
r
c
o
in
in
i t t t
V it t i t t t
L ni
i
i t t t
n
i t t t
    (4) 
0 2
2 2 6
2
6 9
9 13
( )
2
 
o
in
in o
in
rc
o
in
in
i
i t t t
n
V i
t t i t t t
L ni
i
i t t t
n
i t t t
       (5) 
In the steady-state situation, the time intervals [t2-t6] and [t9-
t12] are the same as shown in Fig. 1(b), which can be 
calculated by 
6 2 12 9
4 r o
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L it t t t
n V
                             (6) 
According to (4) ~ (6), the root-mean-square (RMS) values 
of ic1 and ic2 under the conventional control strategy namely 
ic1_rms_con and ic2_rms_con can be calculated by (7) and (8), which 
are listed in Table I. 
Based on (7) and (8), the difference between ic1_rms_con and 
ic2_rms_con ic_rms_con can be calculated by (9), which is 
also listed in Table I. 
From (7) and (8), it can be seen that the currents on the two 
input capacitors ic1 and ic2 are imbalanced under the 
conventional control strategy and ic2_rms_con is bigger than 
ic1_rms_con because d2 is bigger than d1 in the normal operations. 
What is worse, this current imbalance issue would result in the 
thermal stress imbalance and lifetime imbalance among the 
two input capacitors, which would affect the reliability of the 
converter.
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TABLE I 
THEORETICAL CALCULATION FORMULAS OF RMS VALUES OF ic1 AND ic2 
Control Strategy RMS Value Theoretical Calculation Formula 
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III. PROPOSED ZVS PWM STRATEGY 
A. Proposed ZVS PWM Strategy 
Fig. 2 shows the proposed ZVS PWM strategy for the four-
switch HBTL DC/DC converter, which includes two operation 
modes. 
 
(a) 
 
(b) 
Fig. 2.  Proposed ZVS PWM strategy with main waveforms. (a) Operation 
mode I. (b) Operation mode II. 
In Fig. 2, drv1-drv4 are four driving signals of the power 
switches S1-S4, d1 is the duty ratio in one switching period, and 
dloss is the duty cycle loss. In the operation mode I, the duty 
ratios of drv1 and drv3 are both 0.5, and the duty ratios of drv2 
and drv4 are both d1. Contrarily, in the operation mode II, the 
duty ratios of drv2 and drv4 are both 0.5, and the duty ratios of 
drv1 and drv3 are both d1. The maximum value of d1 is 0.5 in the 
two operation modes, which avoids the short currents through 
the switch pairs (S1, S2) and (S3, S4). In addition, the two 
operation modes have the same output characteristics because 
the primary currents ip and primary voltages Vab in the two 
operation modes are the same as shown in Fig. 2. 
Fig. 3 shows equivalent circuits to explain the operation 
principle of the operation mode I. 
Stage 0 [before t0] During this stage, both S2 and S3 are on-
state, therefore the primary current ip flows through S2, S3, and 
Cb, the voltage Vab is 0 V. The power from Cb is transferred to 
the output through Tr, Dr2, and Dr3. 
Stage 1 [t0-t1] At t0, the switch S2 is turned off. The 
capacitor Cs2 starts to charge, and the capacitor Cs1 begins to 
discharge. This stage finishes until the voltage on Cs2 increases 
to Vin/2 and the voltage on Cs1 decreases to 0 V. 
Stage 2 [t1-t2] At t1, the voltage on Cs2 becomes 0 V and the 
diode D1 begins to conduct. The circuit operates in a free-
wheeling mode with the primary current ip flowing through Lr, 
D1, C1, S3, Cb, and Tr. During this stage, the primary current ip 
is kept at -io/n. 
Stage 3 [t2-t3] At t2, the switch S3 is turned off. The 
capacitor Cs3 starts to charge, and the capacitor Cs4 begins to 
discharge. This stage finishes until the voltage on Cs3 increases 
to Vin/2 and the voltage on Cs4 decreases to 0 V. The primary 
current ip starts to increase, and it is not enough to provide io, 
so the rectifier diodes Dr1-Dr4 conduct simultaneously. 
Stage 4 [t3-t4] At t3, the voltage on Cs4 becomes 0 V and the 
diode D4 begins to conduct. The circuit operates in a free-
wheeling mode with the primary current ip flowing through Lr, 
D1, C1, C2, D4, Cb, and Tr. 
Stage 5 [t4-t5] At t4, the switches S1 and S4 are turned on at 
zero-voltage. The primary current ip flows through Lr, S1, C1, 
C2, S4, Cb, and Tr. 
Stage 6 [t5-t6] At t5, the primary current ip increases to 0 A 
and continues to increase linearly, which means the direction 
of ip begins to change. 
Stage 7 [t6-t7] At t6, the primary currents ic1 and ic2 increases 
to 0 A, which means the directions of ic1 and ic2 begin to 
change. 
Stage 8 [t7-t8] At t7, the primary current ip increases to io/n, 
Dr2 and Dr3 turn off, then the input power begins to be 
transferred to the output through Tr, Dr1, and Dr4. During this 
stage, the primary current ip is kept at io/n. 
Stage 9 [t8-t9] At t8, the switch S4 is turned off. The 
capacitor Cs4 starts to charge, and the capacitor Cs3 begins to 
discharge. This stage finishes until the voltage on Cs4 increases 
to Vin/2 and the voltage on Cs3 decreases to 0 V. 
Stage 10 [t9-t10] At t9, the voltage on Cs3 decreases to 0 V 
and diode D3 begins to conduct. The circuit operates in a free-
wheeling mode with the primary current ip flowing through Lr, 
Tr, Cb, D3, C1, and S1. 
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                                       (a)                                                                           (b)                                                                           (c) 
       
                                        (d)                                                                           (e)                                                                            (f) 
       
                                          (g)                                                                          (h)                                                                             (i) 
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                                              (m)                                                                       (n)                                                                          (o) 
 
(p) 
Fig. 3.  Equivalent circuits in the operation mode I. (a) [before t0]. (b) [t0 - t1]. (c) [t1 - t2]. (d) [t2 - t3]. (e) [t3 - t4]. (f) [t4 - t5]. (g) [t5 - t6]. (h) [t6 - t7]. (i) [t7 - t8]. (j) 
[t8 - t9]. (k) [t9 - t10]. (l) [t10 - t11]. (m) [t11 - t12]. (n) [t12 - t13]. (o) [t13 - t14]. (p) [t14 - t15]. 
 
Stage 11 [t10-t11] At t10, the switch S1 is turned off. The 
capacitor Cs1 starts to charge, and the capacitor Cs2 begins to 
discharge. This stage finishes until the voltage on Cs1 increases 
to Vin/2 and the voltage on Cs2 decreases to 0 V. The primary 
current ip starts to decrease, and it is not enough to provide io, 
so the rectifier diodes Dr1-Dr4 conduct simultaneously. The 
current ic1 decreases to -iin. 
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Stage 12 [t11-t12] At t11, the voltage on Cs2 becomes 0 V and 
diode D2 begins to conduct. The circuit operates in a free-
wheeling mode with the primary current ip flowing through Lr, 
Tr, Cb, D3, and D2. During this stage, both current ic1 and ic2 
are -iin. 
Stage 13 [t12-t13] At t12, the switches S2 and S3 are turned on 
at zero-voltage. The primary current ip would flow through Lr, 
Tr, Cb, S3, and S2. 
Stage 14 [t13-t14] At t13, the primary current ip decreases to 0 
A and continues to decrease linearly, which means the 
direction of primary current ip begins to change. 
Stage 15 [t14-t15] At t14, the primary current ip decreases to -
io/n, Dr1 and Dr4 turn off, then the power from Cb is transferred 
to the output through Tr, Dr2, and Dr3. During this stage, the 
primary current ip is kept at -io/n. 
At t15, the following work operation in the next period 
starts, which is the same as the first switching period. The 
main difference between the operation mode I and operation 
mode II is that the currents ic1 and ic2 shift each other as 
figured by red color in Fig. 2. The operation principle analysis 
of the operation mode II is similar to that of the operation 
mode I, which is not repeated here. 
B. Conditions of ZVS Achievement 
Before discussing the conditions of the ZVS achievement, 
one assumption is made that the four power switches S1 - S4 
have the same parasitic capacitors namely Cs. 
1 2 3 4s s s s sC C C C C                        (10) 
In the operation mode I, in order to ensure S1 or S3 realizing 
zero-voltage switch-on, the energy E1 is needed to fully 
discharge the parasitic capacitor of the in-coming switch and 
charge the parasitic capacitor of the out-going switch. Taking 
t8 in Fig. 2(a) as example, E1 for the switch S3 to achieve zero-
voltage switch-on can be expressed as (11) according to the 
energy of these two parasitic capacitors. 
2 2 2
1 3 4
1 1 1( ) ( )
2 2 2 2 4
in in
s s s in
V V
E C C C V        (11) 
During the time internal [t8-t10] as shown in Fig. 2(a), the 
output filter inductor is reflected to the primary side and is in 
series with the leakage inductance of the transformer. 
Therefore, the energy to achieve zero-voltage switch-on for S1 
and S3 is provided by both the output filter inductance and the 
leakage inductance of the transformer. Normally, the output 
filter inductance is large enough to realize the zero-voltage 
switch-on for S1 and S3 even at light load. 
The energy E2 from the leakage inductance of the 
transformer is used to achieve zero-voltage switch-on of 
switches S2 and S4. In order to achieve the zero-voltage 
switch-on of S2 or S4, the energy E2 should satisfy the 
requirement of (12) to fully discharge the parasitic capacitor of 
the in-coming switch and charge the parasitic capacitor of the 
out-going switch. The switches S2 and S4 are more difficult to 
achieve zero-voltage switch-on than that of S1 and S3 since the 
leakage inductance Lr is quite smaller than the reflected output 
filter inductance. 
2
2
2
1 1
2 4
o
r s in
IE L C V
n
                        (12) 
In the operation mode II, the energy from both the output 
filter inductance and leakage inductance of the transformer is 
provided for the switches S2, S4 to realize the zero-voltage 
switch-on, and the energy from the leakage inductance of the 
transformer is provided for the switches S1, S3 to achieve the 
zero-voltage switch-on, which is just contrary to the operation 
mode I. The analysis of the ZVS achievement conditions in 
the operation mode II is similar to that in the operation mode I, 
which is not repeated here. 
The ZVS achievement conditions under the proposed PWM 
strategy are almost the same as that under the conventional 
control strategy. For instance, the needed energy to achieve 
ZVS for the switch pairs S2, S4 and S1, S3 in the operation 
mode II is the same as that for the switch pairs S2, S4 and S1, S3 
in the conventional control strategy shown in Fig. 1(b). 
Therefore, the switching losses under the conventional control 
strategy and proposed ZVS PWM strategy are almost the 
same. 
C. Proposed ZVS PWM Strategy Analysis 
Assuming that the DC-blocking capacitor is large enough to 
be considered as a voltage source, the voltage on the DC-
blocking capacitor Vcb in the steady states is 
2
in
cb
V
V                                             (13) 
If neglecting the duty cycle loss dloss, the output voltage Vo 
can be obtained by (14) according to Fig. 2. 
1 1
1 ( )o in cb cbV V V d V dn
                      (14) 
Substituting (13) into (14), then the output voltage Vo can be 
rewritten as 
1
in
o
V
V d
n
                                       (15) 
In the real operation, the duty cycle loss dloss as shown in 
Fig. 2 would affect the output voltage Vo, which can be 
calculated by 
7 2 4 r o
loss
s in s
t t L i
d
T n V T
                           (16) 
After considering the effect of the duty cycle loss dloss, the 
output voltage Vo can be further expressed as (17) according to 
(15) and (16). 
1 1
4
( ) ( )in in r oo loss
in s
V V L i
V d d d
n n n V T
          (17) 
IV. PROPOSED CAPACITOR CURRENT-BALANCING CONTROL 
A. Proposed Capacitor Current-Balancing Control 
According to the analysis in the Section III, the main 
difference between the two operation modes of the proposed 
ZVS PWM strategy is the currents flowing through the two 
input capacitors. The RMS value of ic1 is bigger than that of ic2 
in the operation mode I, but the RMS value of ic1 is smaller 
than that of ic2 in the operation mode II. Therefore, based on 
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this difference between the two operation modes of the 
proposed ZVS PWM strategy, a capacitor current-balancing 
control for balancing the two currents ic1 and ic2 is proposed by 
alternating the two operation modes as shown in Fig. 4. 
 
Fig. 4.  Proposed capacitor current-balancing control with main waveforms. 
In the proposed control, the operation mode I is used in the 
first switching period and the operation mode II is used in the 
second switching period, which achieves that the currents on 
the two input capacitors are the same in every two switching 
periods as shown in Fig. 4. 
The proposed capacitor current-balancing control operates 
by alternating the two operation modes of the proposed ZVS 
PWM strategy, so the ZVS achievement conditions of the 
proposed capacitor current-balancing control are the 
combination of the ZVS achievement conditions of the two 
operation modes. In the first switching period, as shown in 
Fig. 4 (Operation Mode I), the energy from both the output 
filter inductance and leakage inductance of the transformer is 
provided for S3, S4 to realize the zero-voltage switch-on, and 
the energy from the leakage inductance of the transformer is 
provided for S1, S2 to achieve the zero-voltage switch-on. In 
the second switching period, as shown in Fig. 4 (Operation 
Mode II), the ZVS achievement conditions are just contrary to 
that in the first switching period, which means the energy from 
both the output filter inductance and leakage inductance of the 
transformer is provided for S1, S2 to realize the zero-voltage 
switch-on, and the energy from the leakage inductance of the 
transformer is provided for S3, S4 to achieve the zero-voltage 
switch-on. 
B. Input Capacitor Current Analysis 
In Fig. 4, the currents on the two input capacitors ic1 and ic2 
in two switching periods can be expressed as 
0 2
2 10
1 10 15
15 22
22 29
                  
             
                 
             
                 
in
p in
c in
p in
in
i t t t
i i t t t
i i t t t
i i t t t
i t t t
                      (18) 
0 8
8 16
2
16 24
24 29
               
                   
              
                  
p in
in
c
p in
in
i i t t t
i t t t
i
i i t t t
i t t t
                      (19) 
According to Fig. 4, the primary current ip in one switching 
period can be expressed as 
0 2
2 2 7
7 10
2
                                             
( )                     
2
                                               
( )                  
2
o
o in
r
o
p
o in
r
i t t t
n
i V t t t t t
n L
i
i t t t
n
i V
t t
n L 10 14
14 15
     
                                            o
t t t
i
t t t
n
     (20) 
Substituting (20) into (18) and (19), ic1 and ic2 in two 
switching periods can be rewritten as 
0 2
2 2 7
7 10
10 15
1
                                    
( )         
2
                                
                                    
        
in
in o
in
r
o
in
in
c o
in
i t t t
V it t i t t t
L n
i i t t t
n
i t t t
i i
i
n 15 16
2 16 21
21 22
22 29
                     
( )         
2
                                
                                    
in o
in
r
o
in
in
t t t
V it t i t t t
L n
i i t t t
n
i t t t
              (21) 
0 2
2 2 7
7 8
2 8 16
2
                              
( )         
2
                                
                                    
( )
2
o
in
in o
in
r
o
in
c in
in o
r
i
i t t t
n
V it t i t t t
L n
i i t t t
n
i i t t t
V i
t t i
L n 16 21
21 24
24 29
        
                                
                                   
in
o
in
in
t t t
i
i t t t
n
i t t t
              (22) 
In Fig. 4, the time intervals [t2 - t7] and [t16 - t21] are the 
same, which can be described as 
7 2 21 16
4 r o
in
L i
t t t t
n V
                       (23) 
According to (21) ~ (23), the RMS values of ic1 and ic2 
drv2
drv1
iin
0
1
VinVab
drv4
drv3
0
1
ip
|io/n|
|io/n|
ic1
ic2 |iin|
|io/n|-|iin|
|iin|+|io/n|
t0 t1 t2 t3 t4 t7 t8 t9 t10 t11t12t13t5 t6
|iin| |iin|+|io/n|
|io/n|-|iin|
d1Ts d1Ts
Vin/2
t14 t15 t16 t17
Ts
t
t
t
t
t
t
t
t18t19t20 t21 t22 t23
drv4
drv1
Ts
t24t25t26 t27 t28 t29
Operation Mode I Operation Mode II
drv1 drv3
d1Ts d1Ts
drv4 drv2drv2
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under the proposed capacitor current-balancing control namely 
ic1_rms_pro and ic2_rms_pro can be calculated by (24), which is 
listed in Table I. 
2 2
2
2 2
1_ _ 2 _ _ 3
1
3
8
2
2 8
3
o r in o
in
in s
c rms pro c rms pro
in o r o
in s
i L i i
i
n n V T
i i
i i d L i
n n V T
     (24) 
From Table I, it can be observed that: 1) under the 
conventional control strategy, the RMS values of ic1 and ic2 are 
imbalanced, and the RMS value of ic1 is smaller than that of ic2 
because d2 is bigger than d1 in the normal operations; 2) after 
utilizing the proposed control, the RMS values of ic1 and ic2 
become the same, which means that the current imbalance 
among the two input capacitors in the four-switch HBTL 
DC/DC converter is eliminated by utilizing the proposed 
capacitor current-balancing control. One thing need to be 
mentioned is that (7), (8), and (24) are derived based on the 
continuous primary current ip, therefore these equations are 
only suitable for the continuous conduction mode (CCM). 
By putting the circuit parameters in the Appendix into (7), 
(8), and (24), the calculated RMS values of ic1 and ic2 with 
various output power and output voltages are presented in Fig. 
5 when the output voltage is 50 V. In addition, the calculated 
results by (9) about the difference between the RMS values of 
ic1 and ic2 under the conventional control strategy c_rms_con are 
shown in Fig. 6. 
 
Fig. 5.  Calculated RMS values of ic1 and ic2 with various input voltages and 
output power. 
 
Fig. 6.  Calculated difference between the RMS values of ic1 and ic2 with 
various input voltages and output power under the conventional control 
strategy. 
From Figs. 5 and 6, it can be seen that: 1) under the 
conventional control strategy, the RMS values of ic1 and ic2 are 
imbalanced, the RMS value of ic2 is bigger than that of ic1; 2) 
such capacitor current imbalance under the conventional 
control strategy becomes larger along with the output power 
increasing and input voltage increasing as shown in Fig. 6, and 
the largest difference reaches 1.77 A when the output power 
increases to 1-kW and the input voltage increases to 550 V; 3) 
under the proposed control, the RMS values of ic1 and ic2 are 
kept balanced along with the output power increasing and 
output voltage increasing, and these RMS values of ic1 and ic2 
range between the RMS values of ic1 and ic2 under the 
conventional control strategy. 
C. Switching Loss Distribution Analysis 
Based on the above analysis, it can be observed that the two 
power switches whose energy to achieve ZVS is from the 
leakage inductance of the transformer would firstly lose ZVS 
in comparison with the other two power switches whose 
energy to achieve ZVS is from the both the output filter 
inductance and leakage inductance of the transformer at the 
light load situation. As to the conventional control strategy as 
shown in Fig. 1(b), S1 and S3 would always firstly lose zero-
voltage switch-on at the light load while S2, S4 can still realize 
zero-voltage switch-on, which means that the switching losses 
of S1 and S3 are more than that of S2 and S4. However, as to the 
proposed capacitor current-balancing control as show in Fig. 
4, S1, S2 would firstly lose zero-voltage switch-on in the first 
switching period but S3, S4 would firstly lose zero-voltage 
switch-on in the second switching period according to the 
above theoretical analysis in the Section IV-A, which means 
the ZVS achievement conditions of (S1, S2) and (S3, S4) are 
shifted each other in every two switching periods. Therefore, 
the switching losses caused by the hard switching at the light 
load situation can be distributed evenly among the four power 
switches under the proposed capacitor current-balancing 
control. 
In order to simplify the theoretical calculation about the 
switching losses of the power switches at the light load 
situation, one assumption is made that the two switches of the 
four switches would firstly lose zero-voltage switch-on when 
the energy of the leakage inductance E2 as (12) deceases to ten 
percentage of the energy that can fully realize zero-voltage 
switch-on. Therefore, two switches are not able to realize 
zero-voltage switch-on when the output power is about 200 W 
according to (12) and the circuit parameters in the Appendix. 
Based on [32], the theoretical calculation about the switching 
losses of the four power switches under the conventional 
control strategy and proposed control strategy is shown in Fig. 
7, where the output power is 200 W. From Fig. 7, it can be 
observed that: 1) the switching losses of S1 and S3 are bigger 
than that of S2 and S4 under the conventional control strategy; 
2) the switching loss of each switch is the same under the 
proposed control. Therefore, the thermal stresses on the four 
power switches S1-S4 would be more balanced under the 
proposed capacitor current-balancing control than that under 
the conventional control strategy at the light load situation, 
which can improve the reliability of the converter. 
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Fig. 7.  Calculated switching losses of the four power switches when the 
output power is 200 W. 
V. SIMULATION AND EXPERIMENTAL VERIFICATION 
A. Simulation Verification 
In order to verify the proposed control strategy, a simulation 
model of the four-switch HBTL DC/DC converter is built in 
PLECS, whose circuit parameters are listed in the Appendix. 
In the simulation, the input voltage is 550 V, the output 
voltage is 50 V, and the output power is 1-kW. 
Fig. 8(a) shows the performances under the conventional 
control strategy, where ic1 and ic2 are imbalanced. Under the 
conventional control strategy, the RMS values of ic1 and ic2 are 
3.05 A and 5.11 A, and their average values are both 0 A. Fig. 
8(b) shows the performances under the proposed control 
strategy, where ic1 and ic2 are kept balanced. Under the 
proposed control strategy, the RMS values of ic1 and ic2 are 
both 4.2 A, and their average values are both 0 A. From Fig. 8, 
it can be also observed that the currents ic1 and ic2 are kept 
same in every two switching periods as marked in Fig. 8(b), 
which is consistent with the above theoretical analysis. In 
summary, the simulation results verify that the current 
imbalance among the two input capacitors is effectively 
eliminated with the help of the proposed capacitor current-
balancing control. 
 
(a) 
 
(b) 
Fig. 8.  Simulation results including Vin, Vo, ic1, ic2, ip, and io. (a) Conventional 
control strategy. (b) Proposed control strategy. 
B. Experimental Verification 
A 1-kW four-switch HBTL DC/DC converter prototype is 
built to verify the proposed control strategy. The specifications 
of the built prototype are listed in the Appendix. In the 
experiments, the input voltage is 450 V ~ 550 V, and the 
output voltage Vo is 50 V. 
Figs. 9 and 10 show the ZVS achievement conditions under 
the proposed control strategy. Fig. 9 shows the primary current 
ip, driving signal Vgs_S1, and drain-source voltage Vds_S1 of the 
power switch S1, which illustrates that S1 realizes ZVS and its 
voltage stress is half of the input voltage. Figs. 9(a) and (b) 
show ZVS of S1 under 500 W and 1-kW, respectively. In Fig. 
9, the energy from the leakage inductance of the transformer is 
provided for S1 to achieve the zero-voltage switch-on at zone 
1, and the energy from both the output filter inductance and 
leakage inductance of the transformer is provided for S1 to 
realize the zero-voltage switch-on at zone 2. Fig. 10 shows the 
primary current ip, driving signal Vgs_S3, and drain-source 
voltage Vds_S3 of the power switch S3, which illustrates that S3 
realizes ZVS and its voltage stress is half of the input voltage. 
Figs. 10(a) and (b) show ZVS of S3 under 500 W and 1-kW, 
respectively. In Fig. 10, the energy from both the output filter 
inductance and leakage inductance of the transformer is 
provided for S3 to achieve the zero-voltage switch-on at zone 
1, and the energy from the leakage inductance of the 
transformer is provided for S3 to realize the zero-voltage 
switch-on at zone 2. 
 
(a) 
Conventional Control Strategy
Switch S2 Switch S3 Switch S4
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3
Proposed Control Strategy
Switch S1
Vin (V)
ic1 (A)
ic2 (A)
ip (A)
Vo (V)
io (A)
t ( 20us/div )
Vin (V)
ic1 (A)
ic2 (A)
ip (A)
Vo (V)
io (A)
t ( 20us/div )
Zone 1
Zone 2
Vgs_S1
Vds_S1
ip
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(b) 
Fig. 9.  Driving signal and drain-source voltage of switch S1, and primary 
current ip. (a) at Vin = 550 V and Po = 500 W. (b) at Vin = 550 V and Po = 1-
kW. 
 
(a) 
 
(b) 
Fig. 10.  Driving signal and drain-source voltage of switch S3, and primary 
current ip. (a) at Vin = 550 V and Po = 500 W. (b) at Vin = 550 V and Po = 1-
kW. 
Figs. 11 - 13 show the performances of the prototype under 
the working conditions that the input voltage Vin is 550 V and 
the output power namely Po is 1-kW. Figs. 11(a) and (b) show 
the currents ip, io and voltages Vin, Vo under the conventional 
control strategy and proposed control strategy, respectively. 
From Fig. 11, it can be seen that the primary currents ip are 
almost the same under the two control strategies. Figs. 12(a) 
an (b) show the voltages on the two input capacitors V1, V2, the 
voltage on the DC-blocking capacitor Vcb, and current ic2 
under the conventional and proposed control strategy, 
respectively. From Fig. 12, it can be observed that V1 and V2 
are constant and balanced in the steady states under the two 
control strategies. The measured average values of the 
capacitor voltages V1 and V2 are both 271 V under the 
conventional control strategy, and they are both 273 V under 
the proposed control strategy. Fig. 13(a) shows that the 
currents through the two input capacitors ic1 and ic2 are 
imbalanced under the conventional control strategy, whose 
RMS values are 3.16 A, 5.18 A and average values are 125 
mA, 160 mA. Therefore, the difference between the RMS 
values of ic1 and ic2 is 2.02 A under the conventional control 
strategy. Fig. 13(b) shows that under the proposed control ic1 
and ic2 are kept same in every two switching periods as 
marked in Fig. 13(b), their RMS values are both 4.37 A and 
average values are 135 mA, 155 mA, which is consistent with 
the theoretical analysis in the Section IV. 
 
(a) 
 
(b) 
Fig. 11.  Experimental results including Vin, Vo, io, and ip at Vin = 550 V and Po 
= 1-kW. (a) Conventional control strategy. (b) Proposed control strategy. 
 
(a) 
 
(b) 
Fig. 12.  Experimental results including V1, V2, Vcb, and ic2 at Vin = 550 V and 
Po = 1-kW. (a) Conventional control strategy. (b) Proposed control strategy. 
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(a) 
 
(b) 
Fig. 13.  Experimental results including Vab, ic1, and ic2 at Vin = 550 V and Po = 
1-kW. (a) Conventional control strategy. (b) Proposed control strategy. 
Fig. 14 shows the measured RMS values of ic1 and ic2 under 
various input voltages, where the output voltage is 50 V and 
the output power Po is 1-kW. From Fig. 14, it can be seen that: 
1) the RMS values of ic1 and ic2 are imbalanced under the 
conventional control strategy; 2) with the input voltage 
increasing, the current imbalance between the RMS values of 
ic1 and ic2 becomes larger under the conventional control 
strategy, and the biggest difference reaches 2.02 A while the 
input voltage increases to 550 V; 3) under the proposed 
control strategy, the RMS values of ic1 and ic2 are almost the 
same along with the input voltage increasing and range 
between the RMS values of ic1 and ic2 under the conventional 
control strategy; 4) the experimental results about the currents 
on the two input capacitors are consistent with the theoretical 
analysis in the Section IV-B. Based on the experimental 
results shown in Fig. 14, it can be concluded that the current 
imbalance among the two input capacitors in the four-switch 
HBTL DC/DC converter can be eliminated by utilizing the 
proposed control strategy. 
 
Fig. 14.  Measured RMS values of ic1 and ic2 under various input voltages 
when Vo = 50 V and Po = 1-kW. 
Fig. 15 shows the dynamic performance of the proposed 
control strategy. In Fig. 15, the output load changs from 1-kW 
to 500 W and finally gets back to 1-kW when the input 
voltage Vin is 550 V and output voltage Vo is 50 V. From Fig. 
15, it can be observed that the voltages on the two input 
capacitors V1, V2 and the voltage on the DC-blocking capacitor 
Vcb are all constant under the proposed control strategy when 
the load changes. 
 
Fig. 15.  Dynamic performance under load changes when Vin = 550 V and Vo 
= 50 V. 
The measured efficiency curves with various input voltages 
(450 V, 500 V, and 550 V) are presented in Fig. 16 when the 
output voltage Vo is 50 V. 
 
Fig. 16.  Measured efficiency curves with various input voltages when Vo = 50 
V. 
The peak efficiency under the proposed control strategy is 
over 95%. With the input voltage Vin increasing while the 
output power is constant, 1) the conduction losses of the 
primary side would decrease because the input current would 
decrease; 2) the switching losses would increase because ZVS 
achievement conditions would become worse. Whether the 
efficiency of the converter would increase or decrease with the 
input voltage increasing is decided by the combination of 1) 
and 2). Therefore, the reason why the efficiency under 500 V 
is higher than that under 550 V in Fig. 16 is that the value of 
the increasing switching losses is higher than that of the 
decreasing conduction losses when the input voltage Vin 
changes from 500 V to 550 V. In addition, the efficiencies 
under the proposed control strategy are slightly lower than that 
under the conventional control strategy, whose reason is that 
MOSFET is used for the power switches in the built prototype. 
For MOSFET, the primary current ip flows through the body 
diodes of the power switches instead of the power switches in 
the free-wheeling time under the proposed control, which 
would increase the conduction losses comparing with the 
Vab
ic1
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ic2
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conventional control strategy. If the input voltage increases 
and IGBT is selected for the power switches, the efficiencies 
under the two control strategies would be almost the same. 
VI. CONCLUSION 
This paper proposes a ZVS PWM strategy and a capacitor 
current-balancing control for the HBTL DC/DC converter. 
Under the conventional control strategy, there exists a current 
imbalance among the two input capacitors in the four-switch 
HBTL DC/DC converter due to the effect from the output 
inductance of the input power supply and the inductance of the 
input line on the input current, which would make influence 
strategy is composed of two operation modes. Based on the 
proposed ZVS PWM strategy, a capacitor current-balancing 
control is proposed by alternating the two operation modes of 
the proposed PWM strategy, which can effectively eliminate 
the current imbalance among the two input capacitors. 
Therefore, the performance and reliability of the converter can 
be improved by balancing the thermal stresses and lifetimes 
among the two input capacitors. Finally, the simulation and 
experimental results verify the feasibility and effectiveness of 
the proposed control strategy. 
APPENDIX 
See Table II. 
TABLE II 
PARAMETERS OF THE SIMULATION MODEL AND EXPERIMENTAL 
PROTOTYPE 
Description Parameter 
Power Switches S1 - S4  SPW47N60C3 
Rectifier Diodes Dr1 - Dr4 MBR40250TG 
Turns Ratio of Transformer Tr   25 : 8 
Leakage Inductance Lr (uH) 20.7 
Output Filter Capacitor Co (uF) 470 
Output Filter Inductor Lo (uH) 140 
Input Capacitors C1 and C2 (uF) 14.4 
DC-blocking Capacitor Cb (uF) 12 
Switching Frequency (kHz) 50 
Dead Time (ns) 400 
Input Inductance (uH) (Including the output 
inductance of the input power supply and inductance 
of the input line) 
60 
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